manufacturing cost is high as compared with other planar antenna such as patch antennas. Integration with other planar circuit and active device are also issues that limit waveguide slot antenna to specific applications. In SIW structures, side walls are substituted by metal vias and plated holes. In this paper, we present a SIW slot array antenna, which is fed by a corporate type of microstrip power divider. The slot array and the feeding network can be fabricated on a single substrate. As a result, not only the size, weight and cost of the waveguide slot array antennas are reduced, but also the manufacturing repeatability and reliability are enhanced. Meanwhile the gain and efficiency of those antennas have only a little depression because of the dielectric loss.
II. Substrate Integrated Waveguide (SIW)
Substrate integrated waveguide is made of a periodic via-hole structure to realize bilateral edge walls. Figure 1 shows a substrate integrated waveguide with periodic metallic via holes. A substrate integrated waveguide can largely preserve the advantages of conventional rectangular waveguides such as high Q factor and high power capacity. In Figure 1 , b is the substrate height and a is the distance between parallel arrays of via holes. As shown in Figure 1 , the substrate integrated waveguide having dielectric constant er is equivalent to a dielectric-filled rectangular waveguide having width aRWG and dielectric constant cr.
Cassivi et al. [1] have shown that an SIW basically has the same guided-wave characteristics as the conventional rectangular waveguide. Using the 'Boundary Integral Resonant Mode Expansion' (BI-RME) method combined with the Floquet's theorem they obtained the dispersion properties of the SIW and derived empirical equations to estimate the cutoff frequency of the first two dominant modes of the SIW and the effective width for the dominant mode.
Deslandes and Wu [2] have presented three simple design steps to transform a substrate integrated waveguide to an equivalent rectangular waveguide using a commercial finiteelement software package HFSS and discussed the design of H-plane step, post resonator, 900 bend and 900 curvature using posts on a substrate integrated waveguide. Zhang et al. [3] have developed a novel finite difference frequency domain (FDFD) algorithm for the analysis of guided-wave problems of substrate integrated waveguide where the Floquet Theorem has been employed and Perfect Matching Layer (PML) has been chosen as Absorbing Boundary Condition (ABC).
The integrated planar technique has been considered as a reliable candidate for low-cost mass production of millimeter-wave circuits and systems. Integrating planar and nonplanar circuits on a substrate can significantly reduce size, weight, and cost, and greatly enhance manufacturing repeatability and reliability. Deslandes and Wu [4] have presented new concepts that allow for a complete integration of planar circuits and waveguide filters synthesized on a single substrate by means of metallized post (or viahole) arrays. Design criteria were presented for the post pitch and diameter for an inductive post type filter. An experimental three-pole Chebyshev filter having 1-dB insertion loss and return loss better than 17 dB was demonstrated. Cassivi and Wu [5] have designed a low-cost microwave oscillator working at 12.02-GHz using an SIW cavity that acts as a frequency selector as well as a feedback-coupling device. Design and simulation of circuits on SIW necessitates first to find an equivalent dielectric-filled waveguide of SIW. One of the methods of [1] or [2] can be followed for that. The next step is to obtain the self-admittance of an isolated longitudinal slot on SIW. High numerical efficiency has been obtained using Stegen's factorization [9] of the slot admittance. Very recently some works of slotted antennas on SIW have been published including dual slot resonant antenna [10] , and a single slot antenna at W-band using photoimageable thick film technology [11] . An SIW slot array was designed for a uniform aperture distribution using a modified Elliott's procedure [12] .
III.A Transition between planar circuit and rectangular waveguide
A rectangular waveguide can be used to design high Q components but requires complex transitions to integrated planar circuits. Several studies of transitions between microstrip line and rectangular waveguide have been reported [13] - [15] . Typical integration schemes from rectangular waveguide with planar structure are bulky and usually require a precision machining process, which is difficult to achieve at millimeter-wave frequencies for mass production.
A straightforward solution is to integrate the rectangular waveguide into the microstrip substrate. This will reduce the Q factor of the waveguide because of dielectric filling and volume reduction, but the entire circuit including planar circuit, transition and waveguide can be constructed using standard PCB Laso et al. [20] have shown through theoretical analysis and experimental results that via holes act as broadband reflectors or short-circuits with enhanced behavior at high frequencies. They have analyzed a single via hole and via holes with one half-wavelength separation periodically arranged along a microstrip line. The reflectivity increases significantly as number of vias go up.
Uchimura et al. [21] built a waveguide of new structure for millimeter-wave applications.
The dielectric waveguide with glass-ceramic substrate was constructed with sidewalls consisting of lined via-holes and edges of metallized planes. This structure can be manufactured by lamination techniques, with same process that of ceramic circuit boards and packages. Insertion loss per unit length of the guide was estimated to be less than 0.5 dB/cm at 83 GHz. Electromagnetic simulations confirmed the realization of those fundamental structures such as bends, branches, and power dividers with sufficient performances.
Ali Zeid et al. [22] have studied the problems of electromagnetic isolation between elements of microelectronic circuits. Metallic rods disposed periodically in cascade have been treated. They used multimodal variational method for both TE and TM polarized incident electric field to calculate the impedance of cascaded screens and the reflection coefficient. From the study of dispersion curves they illustrated the waveguide design between two grids of periodically arranged metallic holes.
IV. Design of a slotted waveguide array antenna IV.A. Equivalent rectangular waveguide using an SIW A substrate integrated waveguide is made of a periodic via-hole structure to realize bilateral edge walls. In Figure l (a) and (b), b is the substrate height, a is the distance between parallel array of via holes, p is the period or distance between successive via holes and d is the via hole diameter.
It is necessary to convert the SIW to an equivalent rectangular waveguide that has the same propagation constant and characteristic impedance as those of the SIW to follow the design procedure of a slot array antenna on broadwall of a dielectric-filled waveguide. It is shown that periodic via holes in a SIW act as short circuit or perfect electric conductor (PEC) sidewalls [20] - [22] and an SIW with via holes has the same guidedwave characteristics as the conventional rectangular waveguide [1] . In [1] (1) and thus from Figure 1 , aRWG, the width of broad wall of the equivalent rectangular waveguide, is related to center to center distance (a) between parallel sets of via holes, via hole diameter d, and inter via spacing or pitch P of adjacent via holes in the linear array by this equation.
The accuracy of equation (1) is within ±5% [20] . The approximation is valid for Three design equations necessary for a slotted array antenna on the broad wall of a dielectric-filled waveguide are developed and discussed starting with the E-field distribution induced in the slot. It can be obtained by modeling the actual situation with a 'zero' wall thickness and applying boundary condition for tangential magnetic field, Hat all points in the slot aperture. In the development process, concepts of self-admittance, active admittance, slot voltage, mode voltage and their relation and analytical formulation of mutual coupling will be presented and input matching taken into consideration.
The design of a linear array begins with an understanding of the E -field distribution in the aperture of a single longitudinal slot when it is excited by a TE1O mode. The slot is assumed to be followed by a matched load and to be fed by a matched generator. The source is a TE1O mode traveling in the + z direction. The slot is cut in the upper broad wall of the rectangular waveguide and the wall is assumed to be embedded in a large ground plane of good conductivity. The slot is offset a distance Xo from the side wall and it has a length 21, a width w. The electric field distribution along the centerline of a narrow longitudinal slot when within 5 percent of resonance and when excited by TE1O mode can be represented as AEX =-cos(t)
Vs is the slot voltage, measured across the slot at its center. In equation (5) , the z' origin has been taken in the waveguide cross section which bisects the slot.
IV.B.1 Normalized admittance calculation based on amplitude distribution
Under the assumption that the electric field distribution in a longitudinal slot is given by equation (5), the internal field in the dominant mode can be related to slot voltage [7] . Employing the concept of equivalent circuit for the n th slot, it can be shown that the active admittance of the n th slot yn yna Vns
q is the impedance of free space, and -(zr / 2kl-)cos /10I(n i(27Xf) (8) The term Vn is the mode voltage on the equivalent transmission line at the site of Yna; Go is the characteristic conductance of the equivalent transmission line. The slot offset,
x, is measured from the center line of the broadwall of the waveguide.
For two different slots p and n, equation (6) to Pnj(0,0,ln) and R2 isthe distance from P. to Pn2 (0,0,-In).
Equation (10) along with equation (6) When all the slots are in a common waveguide and resonantly spaced (Ag /2) at centers, the mode voltage Vn has a common value, except for an alternation in sign, for all slots.
From equation (8) , it can be seen that this alternation is compensated by an alternation in the direction of slot offset, which causes sin( TxCn / a) to change sign at successive slots.
For a broadside pattern, the slot voltage Vn) will have same phase for slots. Then equation (6) indicates that all active admittances Yna / C0 should have the same phase.
In such circumstances, the usual choice is to make Yna /G 0 pure real for all n.
To use design equation (10) 
y illr (18) hi (y) G(x, y) / Go (19) g (x) h, (y) B(x,y)/G0 (20) g (x) h(y) = h, (y) + jh2 (y). ), is that when the data are plotted versus y=1/4,, the result is found to be essentially independent of offset. Since g(x), v(x), h1(y) and h2 (y) can all be fitted with a few terms of a polynomial, the representation of Y /Go in the form of equation (22) is helpful in the ensuing calculation.
With Y / Go now a known input function, the next step is to find the starting values for the lengths and offsets of all slots in the array. Since the design procedure converges rapidly, it would be sufficient to start with all the slots on the center-line and resonant length. With these lengths and offsets, the next step is to calculate MCn, the mutual coupling term from equation (11) for every value of n, using the desired slot voltage distribution Vns / V,1, known from pattern requirements.
With this information in hand, a computer search is to be performed to find a couplet (xn ,in), which will make the denominator of equation (10) pure real. The result is a continuum of couplets (x", Ini) that satisfies this condition Similarly, for the pth slot there is a continuum of couplets that makes the denominator of equation (10) pure real (with p replacing n). But for a given acceptable couplet (x", in ), there is only one acceptable couplet (xp, Ip ) that also satisfies the design equation (6) in ratio form, i.e., equation (9) .
Thus for each acceptable couplet (xn in), there is a set of acceptable couplets, one couplet for each slot in the array, which makes each active admittance pure real and also satisfies the design equation (6) . Of all these sets, the proper one to choose is the one which causes the sum of the normalized active admittances to be unity since this the condition for an input match by equation (1 5).
This procedure should be iterated because the chosen family of couplets may not agree with the original guess for slot lengths and offsets. One needs to re-compute MCn from equation (1 1) with new (xn, in) values keep cycling through this procedure until the last set of values becomes very close to the immediate previous set. At this point the design of the array of longitudinal slots is complete. For this work, the commercial software, MATLAB was used for coding the design algorithm.
V. Numerical Results
In this section, numerical results for a broadside resonant linear array antenna of longitudinal slots on substrate integrated waveguide (SIW) for both uniform aperture distribution and for a symmetric tapered distribution are presented. A model of the antenna may be constructed by considering the slots as shunt admittances linked by sections of ideal transmission lines. The aim of the design procedure is to determine the length and offset of each slot in such a way as to achieve the desired voltage distribution on the different slots. The design rests on equations (6) and (10) . Design of resonant arrays requires the ratio of slot voltages to be known. The slot voltage distribution is determined by the pattern specification. Since the phases of excitation of all slots are same for a broadside array, only the amplitudes of excitation are to be determined.
The required aperture distribution, i.e., the slot voltage distribution for a slot array antenna, is obtained by fitting the array factor to a Chebyshev's polynomial using DolphChebyshev array synthesis procedure. Based on the presented theory, the aperture distribution along with the polyfitted expressions of Stegen-type curves are then used in an iterative method to generate the design values of slots' lengths and offsets. The designed structure is simulated and tuned to generate the radiation patterns and Sparameters. A transition between this waveguide and microstrip line is designed and optimized and the impedance bandwidth is studied. The validity and accuracy of the methodology have been compared with available published results. To check the accuracy of the aforementioned conversion technique, the SIW with chosen values was fed from both sides by rectangular waveguides having width, aRWG 5.082mm and was simulated for a frequency range, 25 GHz to 35 GHz. The S-parameters were evaluated at the inputs of the SIW. Numerical results (not shown) show negligible insertion loss per unit wavelength from 25 GHz to 35 GHz reinforces the fact that via holes with selected diameter and pitch are working as side walls of waveguide. In this calculation the conductor loss and dielectric loss have been ignored, so the loss solely comes from radiation. The return loss of the SIW remains below 40 dB in the frequency band from 25 GHz to 35 GHz with lowest value (--57 dB) at 30 GHz. The difference in phase of the transmission coefficients for the SIW and its equivalent waveguide shows a very close match which indicates the equivalent waveguide has the same propagation constant as that of SIW.
The design of a transition between waveguide and microstrip feed line follows the steps proposed in [16] . The microstrip line and rectangular waveguide are fully integrated on the same substrate. The transition structure makes use of a tapered microstrip line to excite the waveguide mode of the SIW. The taper is used to transform the quasi-TEM mode of the microstrip line into the TE1O mode in the waveguide. Figure 2 shows the integrated microstrip line, transition region and SIW antenna array. A tapered microstrip line having a characteristic impedance of 75 ohm was used to feed the array. The dimensions of the microstrip line depend on the height and dielectric constant of the substrate. The dimensions of the tapered transition for feeding the array are, w=2.51mm, I= 1.814mm and d=3.02mm. Figure 3 shows the return loss of four-slot uniform array on SIW including this transition for a frequency range from 28 to 32 GHz. It can be observed that the bandwidth (for a return loss less than -10 dB) is about 2.25 GHz. The design procedure of section IV has been followed including the effect of mutual coupling to design a broadside uniform array of eight slots on SIW. For a uniform distribution, all slot voltages have same amplitude. MATLAB has been used in an iterative way to determine the optimum length and offset of all slots that satisfies the design requirements. Ansoft HFSS program [27] has been used to simulate the slot-array structure. The waveguide section with eight slots is 5A9 long. The return loss of this SIW uniform array antenna is calculated from 28 to 32 GHz, and the result is shown in Figure 4 . The return loss is less than -10 dB within a bandwidth of about 1.8 GHz which implies 6% bandwidth at center frequency. Generally, for a slot array, the frequency bandwidth is fairly limited depending upon the antenna geometry and the criteria used to define band-limits. The dielectric filling has also the effect of narrowing the slot bandwidth. The resonant frequency is not exactly at 30 GHz due to the approximations taken in the design. Figure 5 shows the E-plane pattern for the array. Frequency ( GHz) To demonstrate the application of the design procedure for low sidelobe applications, the slot voltage distribution 1: 1.7357: 1.735 :1 is obtained using Dolph-Chebyshev distribution technique. The proposed design procedure of section IV has been followed including the effect of mutual coupling to determine the lengths and offsets for all slots. The waveguide section with four slots is 3 Ag long. The Lengths of slots = 3.68 mm with slot width = 0.25 mm. Displacements of slot 1 and 4 from center line of broadwall of SIW (Offset) = 0.450 mm and displacements of slot 2 and 3 from center line of broadwall of SIW (Offset) = 0.565 mm. Figure 6 shows the E-plane pattern which is of principal interest. The pattern shows symmetrical SLL of -20 dB. The H-plane pattern and azimuth pattern (not shown) are almost similar to those for uniform array. The return loss of the SIW array antenna with tapered symmetrical excitation distribution for -20 dB SLL was calculated from 28 to 32 GHz, and the result is shown in Figure 7 . The bandwidth for return loss better than -10 dB is about 2.6 GHz which implies 8 .67% bandwidth at center frequency. Again the best input matching is found to occur at slightly above 30 GHz.
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